Introduction to HDL with ASIC Flow and FPGA Training

November 6 to 10, 2017