• Cloud-based Synthesis Using Design Compiler

Date: April 8-13, 2019.

Venue: Microlab, MSU-IIT

Course Lecturer: Nicholas Yee Wee Han, Synopsys Singapore

Topics: 

1. Synthesis Flow

2. Digital Layout on ICC II

3. Static Timing Analysis on PrimeTime

Course Learning Outcomes:

1. Know the importance of Synthesis in designing Digital IC

2. Input the required Files for Synthesis

3. Know and perform the Synthesis Flow

4. Classify Libraries needed for Synthesis

5. Know the History of Physical Design

6. Know the importance of Place and Route in designing Digital IC

7. Know and perform the Place and Route flow in ICCII

8. Perform Placement, Clock Tree Synthesis, Routing and Chip Finishing

9. Know the importance of Static Timing Analysis in designing Digital IC

10. Explore design clocks

11. Generate and interpret timing reports

12. Generate custom timing information

13. Apply back-annotation files, on-chip variation and additional constraints

University Participants— Faculty Trainees

1. Ateneo de Davao University

2. Holy Cross of Davao College

3. Notre Dame of Marbel University

4. Notre Dame of Midsayap College

5. University of Mindanao–Davao

6. Xavier University

7. Mindanao State University–Gen. Santos

8. Caraga State University

9. Surigao State College of Technology

10. Universidad de Zamboanga

11. University of Science and Technology of Southern Philippines

12. Mindanao State University–Marawi