Graduate (MS EE) Thesis
2022
Susie, Maestre P. "Improving Digital Design PPA (Performance, Power, Area) using iSpatial Physical Restructuring," Jun. 2022.
2021
John Xavier P. Toledo, "Configurable IEEE 754-2019 Floating-Point Square Root IP using CrossLink-NX FPGA," Jun. 2021.
2020
Ramon Cristopher M. Calam, "A High Efficiency Single-Inductor Multiple-Output Boost Converter with Digital Switch Width Modulation for WSN Application," Jun. 2020.
Kresil Joy P. Jimenez, "Efficiency Enhanced Self-Biased 2.4 Ghz CMOS RF-To-DCPower Converter for Ambient Wifi Energy Harvesting," Jan. 2020.
2019
Paul Emmanuel G. Empas, "A Linearized Cascode Shut-off Low-Noise Amplifier for Carrier Aggregation Application," Jan. 2019.
2018
Aileen Chris C. Arellano, "Buck Converter with Dead-Time Control and Power-down System for WSN in 65nm CMOS Process" Jun. 2018.
Remark: Analog Devices Research Topic—Research Intern (GRIP Program)
Rovil S. Berido, "High Power Conversion Efficiency Adaptive Reconfigurable Active Voltage Rectifier/Voltage Doubler for Implantable Medical Devices," Jun. 2018
Kevin O. Maglinte, "An Innovative Layout Generator for FPGA IP Physical Design Integration," Jun. 2018.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Arcel R. Salem, "A Fabric IP Netlist Generator for a Compiler-Approach to Fabric Integration," Jun. 2018.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
2017
Re-Ann Cristine O. Calimpusan, "Modified differential voltage multiplier implemented in indoor photovoltaic energy harvesting circuit for wireless sensor networks using 65nm CMOS Process" Jul. 2017.
Rochelle M. Sabarillo, "Energy Harvesting from Indoor Ambient Light for Battery Recharging and wireless sensor nodes application implemented in 90nm CMOS Process," Jul. 2017.
Thesa L. Vergara, "Sub-1V Ultra-low quiescent current adaptive capacitorless low-dropout voltage regulator for low power management of wireless sensor networks implemented in 65nm CMOS Process," Jul. 2017.
Remark: Analog Devices Research Topic—Research Intern (GRIP Program)
Leo E. Geralla, "Optimization of Physically-Aware Synthesis for Digital Implementation Flow," Jan. 2017.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Ingrid B. Escabal, "Development of Framer/Deframer for 5GBPS JESD204B soft IP," Jul. 2017.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
2016
Jhon Ray M. Esic, "Formal Equivalence Verification Between Register Transfer Level/Gate-Level Netlist and FPGA Full-Chip Netlist Using Cadence Conformal Logic Equivalence Checker," Jan. 2016.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Darwin C. Mangca, "On the Fly Computation Method (OFCM) in Field-Programmable Gate Array (FPGA) for Analog-to-Digital Converter Linearity Test," Jan. 2016.
Remark: Analog Devices Research Topic—Research Intern (GRIP Program)
2015
John Michael A. Gorospe, "Low Voltage Ultra Low Power PVT Independent and High PSRR Voltage Reference in 65nm CMOS Process," Apr. 2015.
Remark: Analog Devices Research Topic—Research Intern (GRIP Program)
Qadier I. Jilluh,, "A Piezoelectric Energy Harvesting Interface Circuit Using Negative Voltage Converter with Active Diode and DC-DC Buck Converter," Apr. 2015.
Remark: Xinyx Design Intern (GRIP Program)
John Michael C. Tolete, "A Modified RF to DC Converter CMOS Rectifier Design for Energy Harvesting," Apr. 2015.
Remark: Lattice Semiconductor Intern (GRIP Program)
2014
Marion Rey Abingosa, "Interconnect Modeling of Global Metals for 40nm Node," Nov. 2014.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Mycel A. Capilayan, "HSPICE Analysis on Performance Trade-Off Versus Simulation Time," Apr. 2014.
Remark: Xinyx Design Research Topic—Research Intern (GRIP Program)
Jennibeth F. Gatal, "FPGA-Based H.264 Video Decoder in RTP Payload Format," Apr. 2014.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Gladdy Christie G. Husayan, "Improved IP Configuration Process of Lattice FPGA Devices," Apr. 2014.
Remark: Lattice Semiconductor Research Topic—Research Intern (GRIP Program)
Jofrey G. Santillan, "Dual-mode Current Control Boost Converter for Battery Application," Apr. 2014.
2013
Harvey Mercado, "Class AB Low Pass Filter for 18-Bit Delta-Sigma Audio Digital-to-Analog Converter," Apr. 2013.
Alvin Amaya, "Design of an 8-bit Binary-Weighted Current-Steering Digital-to-Analog Converter for Microcontroller Application" Apr. 2013.
CONTACT INFORMATION:
2/F Room 209C, College of Engineering and Technology, MSU-Iligan Institute of Technology,
Andres Bonifacio Ave., Tibanga, Iligan City, 9200, Philippines
T: (+63) 221 - 4050 loc. 4652 or (+63) 221 - 4050 local 4131
GRADUATE (BS/MS) ALUMNI SURVEY
To all BSECE and MSEE (Microelectronics) graduates of MSU-IIT: We humbly request few minutes of your time to answer this short survey. This will help us to continuously improve our BSECE (Microelectronics Track) and MSEE in Microelectronics program. Thank you very much!
______________________