Search this site
Skip to main content
Skip to navigation
MICROLAB of MSU-IIT
Home
People
Faculty
Project Researchers
Graduate Students
Undergraduate Students
Alumni
Research
Funded Research
Graduate Thesis
Undergraduate Thesis
Publications
Recognitions
Partners
Trainings
Basic IC Design (Virtual/Remote Access)
Front-end and Back-end Full Custom Analog IC Design (1-month virtual)
SoC Design Planning
Cloud-based Synthesis
HDL_FPGA_Surigao
HDL_ASIC_FPGA
Full-Custom IC Layout
OpAmp IC Design
Intro-to-Analog IC Design
FPGA—IC Design Verification
Synopsys_StarRC
Gallery
News
Facility
Resources
Contact Us
MICROLAB of MSU-IIT
Home
People
Faculty
Project Researchers
Graduate Students
Undergraduate Students
Alumni
Research
Funded Research
Graduate Thesis
Undergraduate Thesis
Publications
Recognitions
Partners
Trainings
Basic IC Design (Virtual/Remote Access)
Front-end and Back-end Full Custom Analog IC Design (1-month virtual)
SoC Design Planning
Cloud-based Synthesis
HDL_FPGA_Surigao
HDL_ASIC_FPGA
Full-Custom IC Layout
OpAmp IC Design
Intro-to-Analog IC Design
FPGA—IC Design Verification
Synopsys_StarRC
Gallery
News
Facility
Resources
Contact Us
More
Home
People
Faculty
Project Researchers
Graduate Students
Undergraduate Students
Alumni
Research
Funded Research
Graduate Thesis
Undergraduate Thesis
Publications
Recognitions
Partners
Trainings
Basic IC Design (Virtual/Remote Access)
Front-end and Back-end Full Custom Analog IC Design (1-month virtual)
SoC Design Planning
Cloud-based Synthesis
HDL_FPGA_Surigao
HDL_ASIC_FPGA
Full-Custom IC Layout
OpAmp IC Design
Intro-to-Analog IC Design
FPGA—IC Design Verification
Synopsys_StarRC
Gallery
News
Facility
Resources
Contact Us
News bytes
Report abuse
Page details
Page updated
Report abuse
